Sale!

PCI-5565PIORC-110000  Ultrahigh Speed Fiber-Optic Reflective Memory

The PMC-5565PIORC* is the PMC-based member of GE Intelligent Platforms’family of Reflective Memory real-time fiber-optic network products. Two or morePMC-5565PIORCs, along with other members of this family, can be integratedinto a network using standard fiber-optic cables. Each board in the network isreferred to as a “node.”
Reflective Memory allows computers, workstations, PLCs and other embeddedcontrollers with different architectures and dissimilar operating systems to sharedata in real time. The 5565 family of Reflective Memory (referred to as RFM-5565in this manual) is fast, flexible and easy to operate.

Categories: ,

Description

Overview


Essential details:PCI-5565PIORC-110000  Ultrahigh Speed Fiber-Optic Reflective Memory

The PMC-5565PIORC* is the PMC-based member of GE Intelligent Platforms’family of Reflective Memory real-time fiber-optic network products. Two or morePMC-5565PIORCs, along with other members of this family, can be integratedinto a network using standard fiber-optic cables. Each board in the network isreferred to as a “node.”
Reflective Memory allows computers, workstations, PLCs and other embeddedcontrollers with different architectures and dissimilar operating systems to sharedata in real time. The 5565 family of Reflective Memory (referred to as RFM-5565in this manual) is fast, flexible and easy to operate. Data is transferred by writingto memory (SDRAM), which appears to reside globally in all boards on thenetwork, Onboard circuitry automatically performs the data transfer to all othernodes with little or no involvement of any host processor. A block diagram of thePMC-5565PIORC is shown in Figure 1 on page 11.

Features include:
High speed, easy to use fiber-optic network (2.12 GBaud serially)33 MHz 64-bit/32-bit compatible PCl bus, 3.3 V or 5.0 V logic level66 MHz 64-bit/32-bit compatible PCl bus, 3.3 V logic levelNo host processor involvement in the operation of the networkSelectable Redundant Mode of Operation
Up to 256 nodes
Connectivity with multimode fiber up to 300 m, singlemode fiber up to10 km
Dynamic packet size, 4 to 64 bytes of data per packetFiber network transfer rate 43 MByte/s to 170 MByte/s128/256 MBytes SDRAM Reflective Memory with selectable parityIndependent Direct Memory Access (DMA) channelFour general purpose network interrupts; each with 32 bits of dataConfigurable endian conversion for multiple CPU architectures on the samenetwork
Selectable PCl PlO window size from 2 MByte to 64 MByte to full installedmemory size
Operating System support: Windows® 2000, Windows XP, Linux® andVxWorks
RoHS Compliant

PCI-5565PIORC-210000

lf you need to inquire or purchase ,please send the product models to my email or call medirectly .

sunny  He

[Email] sales@xiongbagk.cn

[Mobile] 86-18059884797

[WhatsApp] 86-18059884797

[Skype] sales@saulcontrol.com

PCI-5565PIORC-110000  Ultrahigh Speed Fiber-Optic Reflective Memory

The classic VMlPMC-5565 contains several components which have beencombined into a single FPGA (Field Programmable Gate Array) in thePMC-5565PIORC, The components that were combined include a PCl interfacedevice by PLX Technologies, three separate smaller FPGAs, a transmit FlFO, anda receive FlFO.
The PMC-5565PIORC adds greater design flexibility and improved performanceover the classic VMIPMC-5565 in at least three areas.
1. The PMC-5565PIORC’s DMA burst and PlO single read access rates have animprovement over the classic VMIPMC-5565.
2. The PMC-5565PIORC’s access bandwidth for the onboard SDRAM memoryhas doubled, improving the overall throughput.
3. The PMC-5565PIORC is field upgradeable as new features are added.The classic VMlPMC-5565 contained a group of control registers within the PLXdevice as well as a separate group of RFM specific control registers located in anFPGA. Because the two registers groups physically reside in separate devices,they are accessed through different regions of memory, The PMC-5565PIORC, onthe other hand, contains both groups of registers within the same FPGA. The twogroups could have been combined, However to provide software continuity andbackward compatibility, the two register groups have been maintained separatelyas in the classic VMlPMC-5565. Further, the individual bit functions within theregisters, where applicable, are still compatible.
The PMC-5565PIORC does not include a second DMA engine.